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This study provides a methodology for design
optimization of metal-insulator-semiconductor device
utilized as charge storage infrared detectors. A new
general formulation for the calculation of efficient charge
storage capacity is derived and compared to existing formulas,
Design parameter constraints are examined and several perform-
ance improvement techniques are discussed. A new device
structure is proposed which integrates many desirable
features into a single element. The results of this study
indicate that the trend should be toward charge injection
devices constructed of p-type group IV-VI thin film semi-
conductors with high dielectric constant insulators using
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M-I-S Deep Depletion Capacitance
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A. SOLID STATE INFRARED IMAGING
The development of solid state devices for imaging
applications is nearly as old as solid state electronics
itself. Discrete component photo-conductive and photo-voltaic
devices were fabricated and employed with various scanning
schemes to produce scene images. The advent of large scale
integration (LSI) technology provided a vehicle for production
of multi-element detector arrays which stimulated imaging
researchers into thoughts of large nonscanned staring solid
state imagers. Linear arrays of detectors were fabricated
which performed well but the progression to staring arrays
was stymied by the problems of interconnecting all the
elements of a large staring array. The discovery of the
Charge Coupled Device (CCD) 12] created excitement in the
imaging field since it potentially offered a method to solve
the interconnection problem and "The Solid State Imaging
Revolution" was underway [8] . Owing to the very advanced
state of silicon technology, most of the early work was in
the visible spectrum and a few companies are now marketing
Charge Transfer Device (CTD) arrays of moderate size. Since
the potential commercial market for these devices is immense,
interest is high and competition is keen. The progress of
infrared solid state imaging (IRSSI) has not kept pace with
16

visible imaging because the potential market is smaller,
scene background radiation levels are high, and narrow-gap
semiconductor technology is much less advanced than silicon.
Nevertheless, there are some notable pioneering efforts
underway to develop charge transfer devices for IRSSI [1]
[15] [16] [17] [24] [25] [28] [29] .
B. CHARGE TRANSFER DEVICE PRINCIPLES
The basic CTD principle consists of storage and transfer
of charge "packets," containing signal information, within
metal-insulator-semiconductor (M-I-S) structures. It must
be emphasized that the operation consists of two distinct
events: storage and transfer. Minority or majority carriers
may be stored depending on whether the device is operated in
the depletion or accumulation mode. The transfer of charge
may be accomplished by coupling action between M-I-S structures
(Charge Coupled Devices) or by injection action into the
substrate (Charge Injection Devices)
.
1 . Charge Coupled Devices
CCD operation consists of storing minority carriers
in potential wells created in the semiconductor near its
interface with the insulator, and moving these charges as a
unit into an adjacent similar device by varying gate voltages.
A typical three-phase pulse sequence CCD operation is




A 3 PHASE CCD
Figure 1
2 . Charge Injection Devices
CID operation consists of storing minority carriers
as in the CCD. Transfer is accomplished by reducing the
gate voltage to a lower value which will inject the stored
charge into the substrate. The recombination of the injected
minority carriers with majority carriers in the substrate
creates a current in the external circuit which is proportional









The MIS structure was first proposed as a voltage vari-
able capacitor in 1959 [27] . These devices were found to be
useful as vehicles to study semiconductor surfaces and a new
technology was born. For completeness, the ideal MIS device
is first considered followed by a discussion of the non-ideal
mechanisms. This is followed by a new approach to the formu-
lation of equations designed to describe the dynamic
performance parameters
.
A. IDEAL MIS PHYSICS
The basic MIS device consists of a semiconductor layer
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IDEAL M-I-S ENERGY BAND DIAGRAM
Figure 4
An ideal MIS diode is defined as follows:
1. At zero applied bias there is no energy difference
between the metal work function and the semiconductor
work function, or
*ms = *m "
( *
+f! " V = ° for n "type
( *
+H + fB) = for p-typems m
where <j) = metal work function
m
X = semiconductor electron affinity
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E = energy of the lower edge of the conduction
c band
E = energy of the upper edge of the valence band
E = band gap energy
y
q = elementary electronic charge
YR = potential difference between the Fermi level
E_ and the intrinsic Fermi level E.F 1
3.
The only charges that can exist in the structure under
any biasing conditions are those in the semiconductor
and those with equal but opposite sign on the metal
surface adjacent to the insulator.
There is no carrier transport through the insulator
under dc biasing conditions, or the resistivity of





IDEAL M-I-S SURFACE ENERGY BAND DIAGRAM
Figure 5
Figure 5 shows the band diagram at the surface of a
p-type crystal. A positive voltage at the field plate causes
22

the bands to be bent downward. Each energy level can be
associated with a potential <y by dividing by the elementary
charge q.
q¥ = -E.
It is convenient to chose the origin of the potential so
that it is zero in the bulk. The bands are flat in the bulk
semiconductor except at the surface where surface fields can
cause band bending. The Fermi level, which is the electro-
chemical potential, depends only on the properties of the
crystal and remains fixed despite band bending.
Electron and hole concentrations are given by:
electrons n = n e " '
o
holes p = p e ^/kTr
^o
where n and p are the respective densities of the electrons
and holes in the interior of the semiconductor; k is the
Boltzmann constant; and T is the absolute temperature.
At the surface of the crystal, the concentrations are
n = n e ^ s/kT -qy /RT
s o p = p e ^r s'
where the subscript s refers to quantities at the surface.
The following ranges of surface potential can be distin-
guished for p-type (see left side of Figure 6)
:
1. y < Enhanced hole concentration-accumulation
layer
















































IDEAL M-I-S ENERGY BAND DIAGRAM
Figure 6
For n-type (right side of Figure 6) , the same definitions
apply for the opposite direction of band bending. In
addition two specific values of surface potential are
important
:











The electrostatic potential in the semiconductor and







where e is the dielectric permittivity of the semiconductor;
p (x) is the algebraic sum of all the charge densities in
the crystal
p = q(ND - NA + p - n)
where N and N represent the densities of the ionized donors
and acceptors respectively.
In the bulk we have ¥ = and p = 0, and so
N^ - N,, = n - pD A o *o
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The one-dimensionsal Poisson equation is then
A
_ Lfp (e-^/kT -1) -n (e ^AT -1)1
e L
ax s
Integration from the bulk toward the surface yields
.3x,
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By Gauss' Law the space charge per unit area required to
produce this field is
r 2 e kT - . q¥ n
QS
= s cs - + q ;D
f
! tet[-kT- ' p^J
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At flat-band, y = and
s
CD (flat band) yp farad/ 2' cm






























For charge neutrality of the system
0=Q. + q N, W = Qnn xmv ^ A x s
where Q is charges per unit area on the metal, Q. is them = c inv
electrons per unit area in the inversion region, q N W is
the ionized acceptors per unit area in the space-charge
region with space-charge width W, and Q is the total charges9
per unit area in the semiconductor.
In the ideal case the applied voltage will partly appear
across the insulator and partly across the semiconductor.
V = V. + ¥
g 1 s
where V is the applied voltage and V. is the potential
across the insulator
Q Q t.
V. = -± = s x
1 C. £ .X 1
where t. is the insulator thickness.
The total capacitance of the device, C, is the series combi-
nation of the insulator capacitance and the space-charge
capacitance
C. C
C = * " farads/ 2C+C_ cm
l D
The total capacitance at flat-band is then
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IDEAL M-I-S CAPACITANCE-VOLTAGE CURVES
Figure 8
Integration of Poisson's equation yields the potential
distribution in the depletion region




where ¥ = -^
S 2 £







For steady state operation the onset of strong inversion

















The applied voltage at which strong inversion occurs is
V = —— + 2VT C. B
l




The fabrication of M-I-S devices and the physical
parameters of the materials involved introduce factors that
cause deviations from ideal behavior. To predict device
performance requires a knowledge of these factors and their
influences. In some cases it may be that these deviations
from ideal behavior enchance rather than degrade device
performance. The most fundamental non-ideal mechanisms are
discussed below.
1 . Interface States
An interface state is defined as an allowed energy
level within the forbidden gap at the surface. There are
two types of interface states, namely donor states and
acceptor states. A donor state can have two states of
charge. It can be neutral, or it can become positive by
giving up an electron. Its state of charge is controlled by
30

the Fermi level. It is in its more positive state when it
is above the Fermi level. An acceptor state, conversely,
changes its charge between neutrality and negative. When
there is energy band bending produced by external bias, the
surface state levels will move in consonance with the valence
and conduction bands, while the Fermi level remains fixed.
Charge interchange with surface states contributes to the
M-I-S capacitance and alters the ideal curve. This alter-
ation is indicated in Figure 9 and shows a threefold effect.
Interface states can produce a change in device capacitance,
cause a frequency dispersion, and shift the voltage axis by




VARIATION IN C-V CURVE DUE TO INTERFACE STATES
Figure 9
2 . Work Function
In the ideal device it was assumed that the metal-





= A - & + -2. + v ) = oTms Ym yA 2q B
for p-type. ¥ is negative for n-type. For narrow gap
semiconductors used in the infrared, -^- + ¥_ is less than2q — B
a few tenths of a volt and hence not particularly important.
However, the quantity (<f> - x) can be an appreciable fraction
of a volt and can be an important consideration for low
gate voltage applications. In passing it must be remembered
that if a metal contact is made on the backside of the
semiconductor there will be another metal-semiconductor
work function to consider. This will be discussed later
under Operation Improvement Techniques.
3 . Charges in the Insulator
Normally there are two types of charges in the
insulator, fixed charges and mobile ions, which result from
fabrication processes. The fixed charges will terminate
a portion of the electric field lines resulting from the
applied bias and will produce a parallel voltage shift in
the C-V curve. However, no distortion of the curve is
introduced. The mobile ions will tend to follow the variation
of the applied bias, but more slowly than the carriers. The






That is, a curve generated by a negative to positive
sweep of the bias will differ from one generated with a
positive to negative sweep.
4 . Dark Current
In a charge storage device the dark current determines
the absolute limit on storage time. There are five sources
of dark current in an M-I-S device:
1. Generation of carriers via generation-recombination
centers in the depletion region.
2. Generation of carriers via surface states at the
insulator-semiconductor interface
.
3. Diffusion of minority carriers out of the neutral
region of the bulk.
4. Fabrication defects (metal precipitates, insulator
pinholes, photolithographic defects, defective
material, etc.)
5. Tunneling between bands.
33

In equation form the total dark current per unit area may
be represented as JDark = JQD + Jgs + JGR + JFD + JT
where the right hand side represents dark current sources
(1) through (5) respectively. For reversed biased depletion
mode devices, J is not significant. Fabrication defects
must be kept small or the device will experience many other
problems, so in practice J
n
must be made insignificant.
The bulk diffusion contribution, J„„ , may or may not be







Surface state generation can be appreciable if the surface
recombination velocity S is high. Therefore, it will be





The generation-recombination centers in the depletion region
are normally the most significant contributor to dark
current since the interaction takes place in an electric
field.
q n . W
JgD = "^
where t „ is the generation-recombination lifetime in the
depletion width W. For most practical purposes, then, the







J v — Tw m q m
q n. W q n.
JDark " TT^ + - 1
C. CHARGE STORAGE
There are at least three different formulas in current
literature for calculating the maximum charge storage
capability of M-I-S devices.
N = (C.-C . ) Vg = S2 Ref. 117]max 1 mm —2-
q
N
max " ^VV = S3 Ref ' t26]
Nmax= <CHF "<W !l " ^ Ref - [29]
INV q
Some mathematical and symbolic liberties have been taken
to present the above formulas in a consistant format but the
essence has been preserved. The parameters are defined as
shown in Figure 11, and S2, S3, and S4 represent the computer
program storage variables. A thorough examination of [17],
[26] , and [29] indicates that none of the formulas are
expressly incorrect, but none are general enough to be
universally applicable. A more general expression is derived,
from the first principles of the device, in Appendix A.
N = QINVF - QINVI
max
q
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Figure 11
the charge stored in the inversion layer. A computer
program was devised to compare all the charge storage
formulas with the absolute maximum charge storage
(N = C T>,^ V /q) . The program is included in Appendix Bmax INS g
and the comparative plot is shown in Figure 12.
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III. CONSTRAINTS ON M-I-S DETECTOR DESIGN
All design is necessarily constrained by the availability,
the inherent properties, and the interactions of materials to
be used in the structure. In this section those considerations
most important to the design engineer are briefly stated.
A. GENERAL PHYSICAL LIMITATIONS
1 . Thermal Expansion Coefficients
The temperature variations resulting from processes
needed in manufacture, normal storage techniques, and the
operational environment can produce disasterous effects
particularly on structured devices . These effects range
from complete destruction due to rupturing of the contact
at interfaces, to more subtle, but still undesirable, alter-
ations of electrical properties when a crystal is under
mechanical strain. Therefore, it is necessary to select
materials whose thermal expansion coefficients are not
drastically different. Of course, the larger the chip size
and the greater the expected temperature variations, the
more crucial this selection becomes. Generally, component
size should be on the order of the wavelength so infrared
components will be orders of magnitude larger than similar
components used in the visible spectrum. Also since infrared
photon energies are smaller, these detectors normally require
cooling to reduce thermal generation. Normally this requires
38

that all thermal expansion coefficients at least be within
the same order of magnitude.
2. Dielectric Strength
Although small voltages are normally associated with
the operation of semiconductor devices, the small dimensions
of device structures can produce large electric fields. These
large fields and the normal existance of some degree of crystal





Ideally the insulator resistivity should be very
large, the semiconductor resistivity very small, and the
metal conductivity extremely large. Practically, however,
there are limits as to how closely the ideal situation can
be approached. Typical values for good quality material
are
:
5Al a = 4X10 mhos/cm
12Al„0_ p = 2X10 ohm-cm
InSb p = 3 ohm-cm (NA=2X10
1
cm" )
Experimental work has shown that some general conclusions
may be made:
1. Insulator materials have sufficient resistivity to
prevent any detrimental effects on device performance.
2. Metal conductivities are of no consequence when con-
sidering power dissipation but affect gate voltage
pulse shape particularly in large arrays.
3. Semiconductor resistivities affect power dissipation
and gate voltage pulse shape.
39

The verification of these general comments will be illustrated




LSI fabricated circuits are limited as to the amount
of average power which may be dissipated without material
failure. Additionally, thermal power dissipation below
failure levels can place great demands on the cooling system
employed, and the device may actually be at a somewhat higher
temperature than the cooling system. This will produce more
thermal noise in the device which is certainly not desirable.
The system calculation in section V illustrates the problem.
5 Dielectric Constant Relationship
In order to obtain a large storage capacity in a
M-I-S structure it is necessary that there be a large






Normally the insulator thickness is on the order of a fraction
of a micron while the depletion depth may be several microns.
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1 S 1 s
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If k = 50k. C - Ki
~2
These proportionalities indicate that there is a desirable




i s t. i
l
Of course this is a rather unsophisticated approach since
W is a function of time and gate voltage. However, the
purpose of this argument is to show that k. and k cannot
be arbitrarily chosen and that device performance can be
deteriorated if the dielectric constants are drastically
different.
6 . Crystal Orientation
Surface states are created by the abrupt interruption
of the periodic structure of the crystal lattice. This
interruption ruptures the inter-molecular bonds of the
valence electrons resulting in surface states that have a
net positive charge associated with them. Generally, the
more ruptured bonds the higher the surface state density.
It then follows that the more bonds that are available for
rupture the higher the surface state density. Crystal
orientation should therefore be selected such that the
cleaved axis provides the minimum number of ruptured valence
bonds. For cubic structured crystals, such as silicon, the
best orientation is <100> as demonstrated by Table I. A
similar argument can be presented for certain small energy
gap semiconductor compounds, such as InSb, which have
41

zinc blende structures. Generally <100> orientation provides
the fewest number of bonds available for rupture so, all
others effects being equal, it should be chosen as the
preferable orientation.












<111> Vja 2/2 2 3 7.85 x IO 14 11.8 x IO 14
<I10> Via 2 4 4 9.6 x IO 14 9.6 x IO' 4
<100> a 2 2 2 6.8 x 10 14 6.8 x IO 14
Table I
7 . Chip Size
While it is possible to manufacture large silicon
chips with high yield and low nonuniformities , these remark-
able achievements are largely due to the very advanced state
of silicon technology. The technology of narrow gap semi-
conductors needed for infrared applications is not nearly as
advanced, and realizable chip sizes are correspondingly
limited. Due to the longer wavelengths involved, infrared
elements are larger and the element-per-chip density is re-
duced even further. These chip size constraints may be one
of the reasons for utilization of thin film techniques for
production of infrared arrays since good quality chips of




The general trend in array sizes is toward large
arrays containing a sufficient number of imaging elements to
provide an image comparable to commercial television. The
spatial non-uniformity problems associated with large area
arrays are well documented 19] , and indeed these problems are
severe. Long linear surface channel CCD arrays are plagued
by surface state noise problems 15] . Another important
consideration in long linear arrays is the gate voltage
pulse deterioration produced by the RC time constant of the
array. This time constant affects the leading and trailing
edge of the gate voltage pulse particularly near the end of
a long array where the series resistance of the metal strip
used for application of the gate voltage become significant.
Also each added element provides additional parallel capac-
itance further increasing the time constant. For example
consider the typical parameters of table II.
Array size: 1 X 500 elements _
fi
~
Cell area: 1 mil X 1 mil = 6.45 X 10 cm
Cell spacing: 3 microns
Insulator thickness: 1000 A
Insulator dielectric constant: 40
Metal conductivity: 4 X 10^ mhos/cm
Metal thickness: 1 micron
_,
Metal width: 1 mil - 2.54 x 10 cm
Semiconductor thickness: 20 microns
Semiconductor resistivity: 3 ohm-cm
Table II
THThe RC time constant for the 500 element may be approxi-












TIME CONSTANT EQUIVALENT CIRCUIT
Figure 13










500(2.54XlQ- 3+3Xl0- 4 J ,
m V o A/ 5 I _ 3 _ 44X10 D V (2.54X10 ) (1X10 )






= (40) (8.854X10"14 ) (6.45X10~ 6 )
= ± 14xlQ -9id
_ 4(0.1X10 )
then RC = 1 microsecond
mTT
and the gate voltage on the 500 element is
500 g




= ln Q>9 o _ >;L
then t = 10RC = 10 microseconds which limits the clock
frequency to f = i = 0.1 MHZ
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The importance of this calculation is that it shows
that there is a trade off between array size, element




From the time constant and power dissipation con-
straints it is desirable to have thin semiconductors. However,
thinning bulk materials to thickness of the order of tens of




Thin insulators provide higher insulator capaci-
tance but fabrication of good quality, high resistivity
insulators much less than 1000 angstroms is difficult.
Therefore, the lower limit on insulator thickness will be
set at 800 angstroms for the optimization calculation.
11 Temperature
In general it is desirable to have detectors operate
in the range of normal ambient temperatures . Detector
temperature has a profound effect on such semiconductor
detector parameters as energy gap, intrinsic carrier
concentration, resistivity, dark current, noise, etc. Cool-
ing system costs usually vary immensly with operating tem-
perature so, from that standpoint, the less cooling required
the better. Some of the popular detector temperatures are






The optical properties of an M-I-S infrared detector
have a profound effect on its performance and must be consid-
ered as carefully as the electrical properties. Actually the
optical and electrical performance cannot be handled separately
because they are interactive.
1. Transmittance, Reflectance, and Absorptance
From the definitions of the above terms their sum
must equal the normalized incident intensity. When a plane
wave is normally incident upon an interface of two materials
with differing indices of refraction, the transmittance
T = 1 - R






R - n„+ n..
where n„ and n, are the indices of refraction of the two
materials, if the effects of interference and extinction
coefficient can be neglected. If several interfaces are
encountered then the total reflectance is the product of the
individual reflectances. The absorptance is
A = 1 - e
where a is the coefficient of absorption and x is the distance
into the material.
2 . Quantum Efficiency
The total quantum efficiency of the device may be
considered as two distinct but related problems. The first
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is the degredation caused by reflection of radiation at the
various device interfaces. The relationship between the
quantum efficiency, n, and R is
n « (i - r)
The second part of the quantum efficiency problem
is related to the photon penetration depth into the detecting
semiconductor, the associated absorption coefficient, and
the electric field distribution within the semiconductor.
Once a photon, with sufficient energy to create an electron-
hole pair, enters the semiconductor the percentage of a
absorption is
A = 1 - e
where a is the absorption coefficient and x is the distance
into the semiconductor. If the e-h pair generation occurs
in a region where there exists and electric field (depletion
region) , then the electron and hole are rapidly separated
and little recombination can take place. Essentially all
minority carriers generated under such circumstances will be
moved to and be stored in the inversion layer. If the
depletion region is sufficiently deep such that ax = 3
then
A = l-e~ 3 = 95%
This means that about 95% of the photons entering the semi-
conductor will be absorbed in the depletion region and will
lead to stored charges in the inversion layer. The remaining
5% of the photons will be absorbed in the bulk and will
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contribute to minority carrier storage in the inversion
region if the photo-excited electrons can diffuse into the
depletion region before recombination. The total quantum
efficiency can be approximated by
r, . (l-R) d-e-aW )
The importance of the depletion width, W, in this formula
cannot be overemphasized because as charge is stored in the
inversion layer, W decreases.
a W
QUANTUM EFFICIENCY DEPENDENCE ON DEPLETION WIDTH
AND ABSORPTION COEFFICIENT
Figure 14
From Figure 14 it is obvious that in order to main-
tain a reasonable quantum efficiency, aW should be on the
order of 3 or greater. This restriction reduces the storage
capacity of the device as shown in Figure 12 and Appendix A.
3 . Dynamic Range
Variations in photon flux density can present severe
dynamic range problems. For high background photon flux
density the charge integrating detector must integrate and
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store all the background information as well as the signal
information. Typically a 300 K background, < % < 5 microns,
16 2
may generate some 10 photons/sec-cm while the signal may
6 2be on the order of 10 photons/sec-cm . Therefore the
detector must have sufficient dynamic range to store a large
number of background generated carriers as well as the signal.
C. ELECTRICAL PROPERITIES
1 . Energy Gap
The basic detection mechanism in a depletion mode
M-I-S device is the collection of photon generated minority
carriers. The energy of the incident photon must be sufficient




where h is Planck's constant, v is the photon frequency,
and Eg is the semiconductor energy gap. Often this relation-




where A is the critical (maximum) photon wavelength in
microns which will produce a carrier transition across the
energy gap, Eg (in electron volts). Many parameters such as
pressure, magnetic fields, radiation, etc., can alter the
energy gap of a given semiconductor. However, normally the
most pronounced effect is that of temperature. Since
temperature affects the energy gap of different semiconductors
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in markedly different ways it is not prudent to list the
mathematical relationship for all semiconductors. Specific
formulas are used in the later optimization calculation.
The energy gaps of ternary compounds such as Pb, _ Sn Te
,
Pb, Sn Se, and Hg, Cd Te are a function of the value of x1-x x ^1-x x
in the chemical expressions and can be made to cover a large
part of the infrared spectrum. This is a great advantage
since an advanced technology on any one of these would be
widely applicable throughout the infrared and might permit
operation at higher temperatures if the thermal noise
problems could be minimized. The possible applications of
a room temperature silicon/narrow-gap semiconductor device
are indeed promising.
2 . Doping Level
13 3Generally for InSb, doping levels below 10 per cm
are not achievable without adding compensation impurities
which produce undesirable effects on other crystal properties
Therefore, this study will not consider doping levels below
13 310 per cm . On the other extreme, doping levels above
18 3
10 per cm are not good quality semiconductor crystals and
hence they will not be considered. The device doping level
affects the depletion width, surface potential, storage
capacity, storage time, dark current, and quantum efficiency.
Refer to those sections and the system optimization calcula-
tion for further discussion.
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3 . Carrier Lifetime
Carrier lifetimes play an important role in all
design processes involving semiconductor materials. In any
case carrier lifetimes must be longer than the time required
to perform any operation using them. For depletion mode
M-I-S design the generation-recombination lifetime and
minority carrier lifetime are of importance. The lifetime
of minority carriers stored in the inversion layer is deter-
mined by dark current and surface state recombination and
trapping. However, these effects are minimal and very long
inversion layer minority carrier lifetimes are typical [17]
[24] [27] . Simply, if the lifetime of stored minority carriers
was not long, the inversion layer could not form and charge
storage would be impossible. The generation of minority
carriers in the presence of the electric field of the depletion
region produces the charge which will be stored in the
inversion layer. It is necessary that the photon generated
minority carriers have sufficient lifetime to reach the in-
version layer before they can recombine with electrons. This
means that the generation-recombination lifetime, t__, must








" y£ ~ yV yY
s s
W
Typically W is a few microns, ¥ is a few volts and y is
4 5 210 or 10 cm /v-sec.
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» (5X10 )< m 25X10-Hsec
(10 4 ) (10)
This inequality is easily satisfied and therefore does not
constrain M-I-S design appreciably. However, dark current
generated within the depletion region can have a severe
effect on storage time and constrains t
__, appreciably [1]
[22] . The dark current minority carrier generation rate
must be substantially less than the photon minority carrier
generation rate. For a photon flux density of 10 photons/
2 .













Y 2X10 14 ..-9
or t y =10 secGR
(1.6X10 -19 ) (10 16 )
— 7 — fi
This indicates that T on the order of 10 or 10 secondsGK
are desirable to satisfy the inequality [7] [12] [18] . On
the other hand, the charge injection readout scheme relies on
minority carrier recombination in the bulk semiconductor
and the time required for this process is T „ r) . Hence, the
speed of the elementary CID is limited to 1/ T or about a
few megahertz. Some techniques to relax this limitation
are discussed in the Operational Improvement Techniques
section of this report. Since part of the dark current results
from minority carrier thermal generation within a diffusion
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length of the depletion region, this generation rate must
also be much smaller than the depletion region photon minority
carrier generation rate or







(1.6X10 19 ) (10 10 ) 2 /(10 4 ) (1.38X10"23 ) (77)
m
10 14 f 1.6X10 19
(1.6X10-19 ) (10 16 )
..-18
or t >> 10 seconds
m
This is not a particularly demanding requirement for low
detector temperature, high photon flux density applications.
Another constraint on minority carrier lifetime in CCD
applications is that the carriers must be able to survive
the well-to-well transfer process. This means that x mustc m
be much longer than the transfer time, t . In the well-to-
well transfer process three mechanisms cause the charge to
move; drift, repulsion, and diffusion [5] . The time required







where £ is the intercell distance and {V „-V ,) is the surface
potential between adjacent wells. Typically
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a (20 x 10 4 )
2
. „ ln-n
u /u. -w )
= 4 = 4 X 10 sec.
^V 2 1 ; (10 4 ) CIO)
and since
t_ >> 4 X 10 secondsm
the transfer is not normally limited by the drift mechanism.
Mutual repulsion forces between the charged carriers will
cause some of them to move into the electric field region
where they will be rapidly transferred to the adjacent
potential well. This is a statistical phenomena whose effect
is not constant for all the remaining charges but the effect









-£- = 20X10 D
-191.6X10 3
(4) (tt) (18) (8.854X10 12 ) (6X10 10 ) (9.1X10 31 )
,.-10 ,
- 10 seconds
and since t >> 10 seconds
m
the transfer time is not normally limited by mutual repulsion.
The remaining charges can be moved only by a diffusion process
2
and this transfer time is approximated by £ /4D where D is




= (20X10 4 ) 2 = 10~ 8 seconds
4D (4) (100)
— 8
and x is not normally much greater than 10 seconds.
Therefore the process of nearly complete charge transfer is
limited by diffusion. Thus, the shorter x is, the shorterJ m
t. must be and reduction of x. can be accomplished by
making £ smaller, or increasing u and the surface potential
between wells. Fabrication techniques and cross-talk problems
limit how close together the cells can be and power dissipation
limits the potential values. Then increasing y in the
transfer region seems to be a way to improve performance and
has been done [5] . The section on Operational Improvement
techniques briefly considers this and other ideas.
4 . Carrier Type
If the surface states have a positive charge associated
with them (such as found in silicon and InSb) , it is desirable
to have electrons stored in the inversion layer and keep the
surface states filled. Then surface state influence on
device operation can be reduced [16] . Since semiconductor
work functions (electron affinities) are generally larger
than metal work functions the flat band voltage is negative.
This can be an asset for low gate voltage (TTL compatible
without level shifters) operations since a p-type device will
be slightly depleted or inverted at zero applied bias.
Therefore a larger storage capacity can be realized for the
same gate voltage. Generally, electron mobility is higher
than hole mobility and since the minority carriers represent
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the signal in a depletion mode device, speed should be
better in p-type M-I-S devices. This speed advantage coupled
with the great attraction of using extrinsic silicon for long
wavelength infrared charge transport imaging has created
interest in n-type accumulation mode devices [25] . Figure
15 shows the energy band diagram of an accumulation mode
M-I-S device.
OXIDE METAL
ACCUMULATION MODE ENERGY BAND DIAGRAM
Figure 15
Some other advantages of using electrons to represent the
stored signal will be demonstrated in the system calculation
5 . Gate Voltage
The general constraints on gate voltage are device
power dissipation, ease of generating clock pulses of the
required amplitude, and semiconductor breakdown. However,
if the clock generation is to be accomplished using
transistor-transistor-logic (TTL) , then it is desirable
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that the detectors be compatible without the need for
level shifters. Power supplies for these circuits normally
generate voltages in the range of 0-5 volts. If pulse
amplitudes up to 15 or 20 volts are needed, more complicated
TTL to MOS level shifters will have to be used.
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IV. OPERATIONAL IMPROVEMENT TECHNIQUES
Several techniques have been proposed and some have been
demonstrated which improve the detector or system performance.
These techniques may be classified as M-I-S, CCD, and CID
techniques. The first of these is a single detector device
while the latter two are array and system applicable.
Subsequent to a discussion of these techniques a CID
structure is proposed incorporating many of these techniques.
A. M-I-S DETECTOR IMPROVEMENTS
The two most outstanding features of an M-I-S infrared
detector are its ability to efficiently utilize the incoming
photons and its ability to store the photon generated carriers
Consequently, improvement of quantum efficiency and storage
capability are desirable and some of those techniques are
discussed below.
1 . Transparent Gates
When the incident photons are arriving from the
metal side of the device, it is desirable that the gates
be as transparent as possible to reduce absorption losses.
Some transparent gates such as poly-silicon have been
developed 119] which absorb less radiation than would a metal
gate. Normally these gates have lower conductivity than
metal gates and therefore pose potential power dissipation
and gate voltage pulse deterioration problems particularly




The principal optical efficiency improvement gained
by using thin-film semiconductors is that the device may
be back-side illuminated. Not only does this technique
permit the use of high quality opaque metal gates, it also
provides a structure conducive to other optical improvements
such as anti-reflection layers and increased sensitive area
size. Group IV-VI binary and ternary compound thin-film
fabrication has been demonstrated [21] [29] and seems promis-
ing since the larger dielectric constants also promote better
storage capability. Of course, their higher capacitances
will deteriorate the wave shape of the driving clock pulses,




The principal advantages of back-illumination are
the lack of a need for transparent gates and better utili-
zation of the device sensitive area. Optical efficiency
can be improved in back-illuminated devices by using anti-
reflection layers. Absorption of incoming photons in the
bulk semiconductor outside the depletion region severely
restricts the use of material such as InSb bulk crystals in
a back-illuminated device because they cannot be thinned
down to tens of microns thick in production process . Thin-
film devices, however, provide the ability to deplete the
entire semiconductor eliminating bulk absorption and there-
fore improving quantum efficiency. The effects of complete
depletion of the semiconductor, at the semiconductor back
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interface, have not been much studied yet. Solution of the
boundary condition problem at this interface is desirable to
determine these effects on the device performance produced




The use of anti-reflection layers to reduce reflection
losses at the interface of two materials with differing
indices of refraction is well documented {14 J . Such layers
may also be used particularly in back-illuminated M-I-S
structures. For example, the barium fluoride substrate on
which IV-VI semiconductor material has been grown displays
good anti-reflection layer properties [29]. Of course, the
anti-reflection layer's coefficient of absorption must be
very low for this technique to be useful.
5 Dynamic Range Extension
The fundamental dynamic range limitation in charge
storage devices is their capacity to store charge. This is
particularly important in infrared applications where the
high backgound temperatures require detectors with larger
dynamic ranges. Increasing the storage area while maintaining
the optically sensitive area will improve dynamic range [1]
.
Such a scheme is shown in Figure 16. However, this arrange-
ment has some drawbacks. If front-illumination is used a
transparent conductor is required, and the technique is














DYNAMIC RANGE EXTENSION STRUCTURE
Figure 16
6 . Background Suppression
In high background infrared M-I-S imaging the large
background signal must be stored as well as the signal. The
large d.c. level created by the background contains no signal
information and should be excluded. Figure 17 shows the basic
operation of a proposed technique to suppress the effects of
























The receiver gate is optically sensitive in the
generation of photon produced carriers and stores them during
the receiver exposure period. Then the transfer gate is
pulsed to transfer a controlled portion of the stored
carriers by CCD action into the storage well. The remaining
charge in the receiver gate is then removed by CID action
and the receiver gate is depleted to start the exposure
process again. After several cycles and before the storage
well is saturated, the charge stored in the storage well
may be read out by CCD or CID action. The net effect is
that longer integration time of the unexposed storage well
may be utilized to improve the signal-to-noise ratio of the
structure. The drawbacks to this scheme are again the need
for a transparent receiver gate electrode and the reduced
spatial resolution in staring arrays because the area taken
by the storage and transfer gates is not optically sensitive.
B. CCD IMPROVEMENTS
The primary areas of CCD improvements are increased
speed of operation, better transfer efficiency and lower
transfer noise which are all related to the charge transfer
mechanisms. The movement of charge stored in an inversion
layer into an adjacent potential well is accomplished by
diffusion and drift [5] . The charges stored in the inversion
region near the right hand side of gate 1 are influenced
by the electric field produced by the difference in surface






The average carrier velocity in this region is v=y and
is quite fast compared to the diffusion velocity of the
carriers under most of the area of gate 1. Mutual repulsion
will cause the stored charge movement but the last few
percent diffuse at a much reduced speed. Thus the transfer
speed is limited by the diffusion mechanism if nearly
complete transfer is desired. Some of the more obvious
improvements such as higher gate voltages and smaller gates
have adverse effects on power supply requirements and storage
capacity respectively. Some of the not-so-obvious improve-
ments are discussed below.
1 . Stepped Oxide
The concept of stepped oxides provides a variation






The transfer process is speeded up since more of the stored
carriers are under the influence of an electric field and
move with drift velocity which is generally higher than
diffusion velocity. The step need not be abrupt and if
graded continuously beneath the metal gate, speed would be
enhanced since nearly all stored carriers would be placed
in an electric field. The major drawback to this is that
such devices are more difficult to manufacture. Another
less serious limitation, worth mentioning in passing, is
that charges can be transferred only in one direction.
2 . Overlapping Gates
The concept of overlapping gates is similar in
orgin to stepped oxide. Although the main purpose is to
eliminate the gap problem between gates, the transfer could
be helped because carriers now move under an electric field







Device operation is similar to the stepped oxide operation.
3 . Transfer Channel Doping
Thus far the improvement techniques have dealt with
speed improvements resulting from increasing the effectiveness
of the electric field without taking advantage of the possi-
bility of increasing carrier mobility. Generally, electron
mobility is higher than hole mobility so electrons will diffuse
faster than holes. This indicates that p-type (n channel)
material should be used to improve speed. Transfer channel
doping may also be used to improve speed by creating a high
mobility region between the gates as shown in Figure 21.




The main disadvantage of this scheme is the increased
manufacturing complexity.
4. "FAT Zero"
Another serious problem is created by carrier exchange
with the surface states, which will cause poor transfer
efficiency and surface state noise. The concept of using
"FAT Zero" to reduce these effects is that sufficient carriers
are introduced into the inversion region filling the interface
surface states and thus minimizing signal carriers being
trapped by the surface states. No special structure is
required but care must be taken to insure that the FAT zero





The buried channel configuration arose from the
same premises as FAT zero, that is, to reduce the detrimental
effects of surface states. A buried channel CCD essentially
moves the charge storage and transfer regions away from the
insulator-semiconductor interface by creating a "semiconductor-
semiconductor" interface. This is accomplished by creating
a p-n junction away from the insulator as shown in Figure 22.






This configuration not only reduces the detrimental
effects of surface states but increases transfer speed as
well. The buried channel CCD has proven to be a very viable
structure. The major drawback is more complexity of
manufacturing but making this p-n junction layer by ion
implantation is being steadily developed and the problems
should be under control in the near future.
C. CID IMPROVEMENTS
1 . Epitaxial Layer
Charge injected into the bulk during readout of a CID
sensing site must recombine or diffuse away to avoid inter-
ference with subsequent readouts . For long generation-
recombination lifetime material, this time is on the order of
microseconds and will limit the readout clocking frequency.
A structure which improves the speed of operation may be
achieved by means of a back epitaxial layer which forms a diode
[3] . The structure is shown in Figure 23 while Figure 24
illustrates the injection efficiency improvement.
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Injection pulse width (micro-sec)
EPITAXIAL LAYER INJECTION EFFICIENCY
Figure 24
Reverse biasing the back epitaxial layer during injection
improves the speed even more and can virtually eliminate the
injection time as a limit to readout speed for the CID imager,
2 . Schottky Barrier
The structure shown in Figure 25 may also be used to
increase the speed of a CID. Here the Schottky barrier
performs essentially the same function as the epitaxial layer





D. PROPOSED NEW STRUCTURE
From the previous discussions a new structure was devised
which incorporates many of the improvement features into
a single CID structure. Figure 26 illustrates the structure.
tBaFl anti-reflectionhotons layer substrate
PROPOSED NEW STRUCTURE
Figure 26
Briefly stated, the advantages of this structure are:
(1) Thin film semiconductor permits back-illumination.
(2) Back-illumination permits the use of substrate as
anti-reflection layer and opaque metal gates on the
insulator
.
(3) If the semiconductor layer is etched into different
cells internal reflection at cell boundaries could
improve collection efficiency.
(4) Metal mesh deposited on the substrate provides Schottky
barrier junction for speed improvement.
(5) Fabrication is monolithic.
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V. OPTIMAL DEVICE DESIGN EXAMPLE
To optimize the design parameters of an infrared charge
transport device detector some logical sequence of analysis
must be performed. This section described the optimization
method which determines the optimized set of device parameters
for a particular system. The procedure is general enough to
be applicable to a variety of systems with only minor
modifications
.
A. STATEMENT OF THE GOAL
The first step in any optimization is to establish the
goal of the design process, that is, what capabilities the
final system should have. For this study the following system
objectives were selected.
Spectral range: 3-5*5 microns
Background temperature: 290° Kelvin
Frame time: 1/30 second
Spatial resolution: comparable to present television
standards
Voltage requirements: 15 volts or less
Time constraint: system desired as soon as
possible
Weight/Size: system will be housed in typical
Navy aircraft
B. OPTIMIZATION USING InSb (FRONT -ILLUMINATION)
1. Basic Material Selection
a. Semiconductor
Based on the spectral range and state-of-the-art
narrow-gap semiconductor technology, Indium Antimonide (InSb)
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may be selected as the semiconductor material. Table III
lists the characteristics of InSb at 77°K, which is the
desirable operating temperature.













= 1.0 X 10 cm /volt-sec




- 5 X 10~ 8 sec
n
tgr = 1 X
10~ 7 sec
p = .06 - 6 ohm cm
-3 -1
p =10 - 10 ohm cmn
a = 4 000 cm
I = 6.50 X 10~ 6per °C
n =4
Table III
To reduce anticipated surface state density,
<100> crystal orientation was selected. Since it has not
been demonstrated that InSb can be thinned sufficiently
down to ten microns or so for high yield production, front
side illumination will be used. Transparent poly-silicon
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gates will enhance the optical sensitivity. The thickness
of the InSb is not too crucial but it is desirable to have
as small a thickness as possible for faster speed and less
power dissipation.
b. Insulator
The selection of InSb as semiconductor will
influence the choice of insulator material because the
insulator thermal expansion coefficient, dielectric strength,
and dielectric constant should be in the ranges previously
discussed. Insulators such as SiO„, Al-CU, anodized native
oxide, Ta„Op, and TiO have been considered [16] [24] 128],
One or a combination of these insulator materials will be
used.
c. Metal
The selection of the gate metal principally
depends on the feasibility of a good bond with the insulator,
and whether or not transparent gates are desired. Although
the metal semiconductor work functions also enter into the
consideration somewhat. For this calculation, poly-silicon
gates will be used since back side illumination is not
considered practical due to the available semiconductor
thickness
.
2 . Computer Calculation Results
The selection of the remaining parameters will be
optimized with the assistance of computer programs. The
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The resulting plots are shown in Figures 27 through 31. For
completeness, Eigure 32 shows the C-V curve for one of the
optimum devices. From the computer calculation it can be
seen that lower doping levels and higher insulator capacitance
provide the best storage capability. Within the material
14
constraints, a good combination was selected as N = 1 X 10
-3 °
cm , t. = 1000 A, and K. = 40 (Ta„O c ) . This providesins ins 2 5 r
13for 2.7 X 10 charges stored per square centimeter. The
depletion width is sufficient to preserve good quantum
efficiency and the dark current is sufficiently low.
C. OPTIMIZATION USING PbTe (FRONT-ILLUMINATION)
1 . Basic Material Selection
a. Semiconductor
Based on the spectral range and state-of-the art
narrow-gap semiconductor technology, Lead Telluride (PbTe)
may be selected as the semiconductor material. The following
table lists the characteristics of PbTe at 77 K which is
the desirable operating temperature.
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n. = 3.4 X 10 u cm
K e = 400
4 2
-p = 2 X 10 cm /volt-sec
4 2
"u = 1 X 10 cm /volt-sec
x = 1 X 10~
8
sec




TrR = 1 X 10 sec
p =10 -10 ohm-cm
*P
-3 -1
p = 10 -10 ohm-cm
a = 4000 cm
£ = 2.7 X 10~ 5 per °C
n =6
Table IV
Since PbTe has a cubic rock salt structure, the <100>
orientation should be chosen to reduce surface state density.
Although thin film PbTe can be grown, this calculation is
for front-side illumination and bulk material will be used.
The calculation in the next section for back-side illumination
considers thin film PbTe.
b. Insulator
The semiconductor selection of PbTe narrows the
choices of insulator material to Ta Or and TiO because of
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Since front-illumination is being used, poly-
silicon gates will be considered.
2 . Computer Calculation Results
With slight modifications the computer program in
Appendix C was used for this calculation. The resulting
plots are shown in Figures 33 through 37 and Figure 3 8 is the
C-V curve of the optimum device. From the computer calculation,
it can be seen that low doping levels are desirable. However,
16 —3doping levels below about 5 X 10 cm are not readily
available so that value was selected for the optimum device.
The calculation indicates that for front-illumination, this
doping level is not the optimum but is the present state-of-
the-art. Since good quality TiO
?
is probably more difficult
to fabricate in large quantity at small thickness than
Ta^Cv and since the improvement in storage over Ta 2O c. is not too
o
large, 1000 A Ta^C" was selected as the optimized insulator.
12This provides for 1.33 X 10 charges stored per square
centimeter. The depletion width is barely deep enough
comparing with optical penetration depth to provide good
quantum efficiency and the dark current is adequately low.
D. OPTIMIZATION USING THIN FILM PbTe FOR BACK-ILLUMINATION
1 . Basic Material Selection
a. Semiconductor
The PbTe parameters are given in the previous
section. For back-illumination the semiconductor must be

thin to prevent photons from being absorbed outside of the
depletion region. For this reason it is proposed that the
gate voltage pulse should be sufficiently high to deplete
the entire semiconductor. The understanding of a completely
depleted semiconductor is not clear at the present moment
but we will consider the case where the initial depletion
region occupies nearly all the semiconductor thickness.
This requires the thin film PbTe to be on the order of
5-10 microns thick which of course depends on the gate
voltage and doping level. To reduce surface states, <100>
oriented films should be used.
b. Insulator
Again, because of the large dielectric constant
of PbTe, Ta-Ot- and TiO are the logical insulator choices.
c. Metal
For back-illumination, transparent gates are
not required or even desired. Therefore, the type of metal
used for the gates is not crucial except that a good bond
to the insulator is required. Au-Ti-Ta^Or-PbTe is a good
combination which reduces the bonding problems and has been
demonstrated to be feasible.
2 . Calculation Results
For back-illumination the photon absorption in the
bulk is the oposite of the front-illumination case.
However, to maintain high quantum efficiencies the difference
between the initial and final depletion widths must be kept
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within limits determined by the absorption coefficient.
Mathematically
w - w < —
DEPI DEPF a
Here it is desirable that B be small since the quantum




n - (l-R)e l DEPI DEPF ;
if Wn pT is approximately equal to the semiconductor thick-
ness. This indicates that if the entire semiconductor
thickness can be kept depleted during the charge storage
period, the quantum efficiency will be nearly constant at
(1-R) . Also, a very small 3 means that the charge storage
capacity of the device approaches the absolute maximum value
of C.V /q . Thus, if the previously explained new proposed







It is becoming increasingly clear that the emerging
charge transport device technology will significantly
change surveillance techniques. Specifically, much improve-
ment is anticipated using the added signal processing
capabilities at the focal plane when detectors, in either
the visible or infrared spectrums, are combined with a CTD
signal processor.
This thesis is concerned wn e infrared charge
transport imager (IRCTI) of which there are two forms. One
is hybrid in which the IR detectors are coupled to a silicon
CCD signal processor. The other is monolithic in which a
CTD array of narrow-gap semiconductor sensitive to infrared
radiations is used for both detection and signal processing.
This thesis studied the monolithic IRCTI in the 3 to 5.5
micron region. Optimizations were carried out for the
design of metal-insulator-semiconductor (M-I-S) structures
of bulk crystal InSb and PbTe and thin film PbTe for IRCTI
applications
.













illumination type (front or back)
clock voltage amplitude
speed of operation
For all three configurations, recommendations for
optimized device design were made and summarized in Table V.
However, it was found that of these three cases, the back-
illuminated CID using thin film PbTe holds more promise than
the other two. Recommendations were given to incorporate
as many desirable features as possible for this infrared
charge injection imager. Pertinent details can be found
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The number of carriers stored in the inversion region
during the integration period may be formulated as
QINVF " QINVIN =
q
where Q T>„ T1_, and Q_,_ T_ represent the stored charge at the endINVF INVI r
and the beginning respectively of the integration time.
Q may be found by application of the quantum efficiency
constraint boundary condition on W. From figure 14 select
a value of & = aWp . Then W= — represents the depletion
width at the end of the integration period, and
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where




=(¥ -V+V)C+ —— YWINVF V SF g T VFB ; 1 W T S
Substitution for Tct, and W^ yieldsor r
:INVI
2kT , ( ' A D 1In
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The minimum charge in the inversion layer, Q TTjttT , is deter-
mined by the equilibrium value of gate voltage just prior
to pulsing into the non-equilibrium deep depletion region.
If pulsed from accumulation or flat-band QINVI =0. If pulsed
from between flat-band and the onset of heavy inversion,
¥ =2¥_, O-t.-tttt maY be found fromS B INVI
and
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If pulsed from heavy inversion
O =f¥-V+V)C.+ —— wWINVI l S g FB ; 1 W S
which must be solved for using the proper values of ¥_ and
W. However the further the device is biased into heavy
inversion before the depletion pulse is applied the nearer
Q will approach C.V and the storage capability is
drastically reduced.






for V wherever appearing in the ideal formulation if
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